But the MAD-1 chip doesn't have any connection to BA4 at all, making the banks for SRAM go from 0x20 to 0x3F. I've also confirmed this on a HiROM board that uses an LS139 decoder.
Does the SNES care if the SRAM is active during that memory region, and if so, why? Thanks for the help!
